The Embedded I/O Company

TPMC151

4 Channel Resolver or LVDT/RVDT-to-Digital Converter

Version 1.0

User Manual

Issue 1.0.2 August 2024

TEWS TECHNOLOGIES GmbH Am Bahnhof 7, 25469 Halstenbek, Germany Phone: +49 (0) 4101 4058 0 info@tews.com www.tews.com

TPMC151-10R

4 Channel Resolver or LVDT/RVDT-to-Digital **Converter**

(RoHS compliant)

TPMC151-20R

2 Channel Resolver or LVDT/RVDT-to-Digital Converter, 2 Channel Synchro-to-Digital **Converter**

(RoHS compliant)

This document contains information, which is proprietary to TEWS TECHNOLOGIES GmbH. Any reproduction without written permission is forbidden.

TEWS TECHNOLOGIES GmbH has made any effort to ensure that this manual is accurate and complete. However, TEWS TECHNOLOGIES GmbH reserves the right to change the product described in this document at any time without notice.

TEWS TECHNOLOGIES GmbH is not liable for any damage arising out of the application or use of the device described herein.

2024 by TEWS TECHNOLOGIES GmbH

All trademarks mentioned are property of their respective owners.

Table of Contents

List of Figures

List of Tables

1 Product Description

The TPMC151 is a standard single-width 32-bit PMC module and supports a 33 MHz / 32-bit universal (5 V / 3.3 V) PCI interface.

The TPMC151-10R provides 4 channels of Resolver or LVDT/RVDT to Digital Converter with 16-bit resolution. It accepts input signals up to 12 V_{RMS}, with frequencies ranging from 1 kHz to 20 kHz and allows tracking rates up to ¼ of the excitation frequency (i.e. 10 kHz -> 2500 rps). The converter provides a digital angle, respectively stroke value, and a digital velocity value. For LVDT/RVDT differential and ratiometric sensor configuration is supported.

The TPMC151 provides individual excitation outputs with software selectable excitation frequency and output voltage swing for each channel. Adjustable frequency is ranging from 1 kHz to 20 kHz and the output voltage range is 0 to 12 V_{RMS} with up to 100 mA. No external power supply is required. Alternatively, an external excitation can be used.

The TPMC151-20R replaces two resolver channels with two Synchro-to-Digital Converter channels. For Synchro channels the excitation output is not available and an external excitation must be used. Synchro channels accept inputs signals up to 28 VRMS, with frequencies ranging from 400 Hz to 20 kHz.

All TPMC151 signals are accessible through an 50-pin MDR type front I/O connector.

Software Support (TPMC151-SW-xx) for different operating systems is available.

Figure 1-1 : Block Diagram TPMC151-10R

2 Technical Specification

Table 2-1 : Technical Specification

3 Handling and Operation Instructions

ESD Protection

This PMC module is sensitive to static electricity. Packing, unpacking and all other module handling has to be done with appropriate care.

3.2 Power Dissipation

When using the excitation output, this PMC module requires adequate forced air cooling!

4 Terms and Definitions

Register Bit Access Types

When reading reserved register bits, the read value is undefined. For future software compatibility: For register write access, reserved bits shall be written '0'.

4.2 Style Conventions

Hexadecimal characters are specified with prefix 0x (i.e. 0x029E).

For signals on hardware products, "Active Low" is represented by the signal name with an added # (i.e. IP_RESET#).

4.3 **Glossary**

- AFE Analog Front End
- LVDT Linear Variable Differential Transformer
- RDC Resolver to Digital Converter. Throughout this document "RDC" is used as "Resolver or LVDT/RVDTto-Digital Converter"
- RVDT Rotary Variable Differential Transformer. Since RVDTs works according to the same principle as LVDTs, through this document "LVDT" means "LVDT and/or RVDT"

5 PCI Interface

5.1 PCI Identifiers

Table 5-1 : PCI Identifiers

5.2 PCI Base Address Register Configuration

Table 5-2 : PCI Base Address Registers

Internal Registers

Addresses and register bits marked as "reserved" should be written as '0'. Read values can be arbitrary and should not be relied upon.

5.3.1 Register Map

5.3.2 Register Description

Most registers described here are individual for each sensor. These are readily identifiable by a tailing "[x]".

| Bit | Symbol | Description | Access | Reset Value |
|--------------|---------------------------|---|---------------|------------------------------|
| 31:16 | EXC FREQ | Excitation Frequency The Excitation Frequency on the x EXC OUT pins will be | R/W | 0x0000 |
| | | this value in Hz. Valid values are from $0x03E8$ (= 1 kHz) to $0x4E20$ (=20 kHz) | | |
| 15:8 | EXC VOLT | Excitation Voltage The Excitation Voltage (the differential voltage between the [x] EXC OUT+ and [x] EXC OUT- pins) will be this value x 0,05 V _{RMS} . Useful values are from $0x28$ (= 2 $VRMS$) to $0xF0$ (=12 $VRMS$) | R/W | 0x00 |
| 7:1 | | Reserved | | 0 |
| $\mathbf{0}$ | EXC ENA | Excitation Enable Set to '1' to enable the Excitation. This enables the frequency generation and the output amplifier. This bit is automatically reset when AMP OT event was registered. | R/W | ⁰ |

5.3.2.1 Channel [x] Excitation Register

Table 5-4 : Channel [x] Excitation Register

5.3.2.2 Channel [x] Data Register with Status

The status bits in this register represent the actual status valid for the ANGLE STROKE value in this register. Status bits may be short-lived and volatile. To provide a way to catch intermittently states the "Status Register" provides mirrors of most of the status bits that are "sticky", since they are latched until reset.

Table 5-5 : Channel [x] Data Register with Status

5.3.2.3 Channel [x] Data Register with Velocity

This register contains the angle or stroke value, with the velocity and the status bits that, when set, would invalidate the angle/stoke/velocity data.

Table 5-6 : Channel [x] Data Register with Velocity

5.3.2.4 Channel [x] Data Register with Sample Index

Table 5-7 : Channel [x] Data Register with Sample Index

5.3.2.5 Combined Data Register Channel 2 & 1 / 4 & 3

This register allows to read the data of two channels in a single access. This can be useful e.g. to read the angle of a multiturn resolver.

This register is available for Channel 2 & Channel 1 and for Channel 4 & Channel 3.

Table 5-8 : Combined Data Register Channel 2 & 1 / 4 & 3

5.3.2.6 Combined Status Register Channel 2 & 1 / 4 & 3

This register allows to read the status of two channels in a single access. This can be useful e.g. to read the status of a multiturn resolver.

Table 5-9 : Combined Status Register Channel 2 & 1 / 4 & 3

5.3.2.7 AFE Control Register

Analog Front End (AFE) Control Register.

Table 5-10 : AFE Control Register

5.3.2.8 AFE Status Register

Table 5-11 : AFE Status Register

5.3.2.9 Input Range Register

Use the values in this table for the Input Range setting:

Table 5-12 : Input Ranges

The Input Ranges in the table are the maximum voltages for a given Input Range. The sensor voltage should be lower than that, to avoid clipping. Also refer to chapter "6. Functional Description" for further details how to setup the input range.

Use the "AFE SET RANGE" command in the "AFE Control Register" to make changes to this register active.

Changing the input range may result in step changes in the angle or stroke output data. Allow these changes to settle and check the status bits before using the angle or stroke output data.

The "RANGE SINx" and "RANGE COSx" setting of a channel must be set to the same Input Range. Synchro-Channels also use the SIN/COS range settings.

5.3.2.10 Channel [x] Ring Buffer Control Register

To support the measurement of singular events, the TPMC151 provides a triggerable "Ring Buffer" for each channel. When enabled, crossing a programmable trigger value starts the recording of data values, including a programmable number of pretrigger values. After finishing the recording, the Ring Buffer can be read out. The Ring Buffer length is 4096 data samples, so read the "Channel [x] Ring Buffer Data Register" 4096 times, or as long as BUF AVAIL status bit is set.

A new sample is available every 4.88 µs (or every 19.53 µs when in low frequency mode). To increase the record length to a certain amount, a Data Divider is provided.

Disabling the Ring Buffer resets the internal pointers, but does not clear the Buffer itself. When the Ring Buffer is enabled, but BUF AVAIL is still '0', it is possible to read old data. When reading data while BUF AVAIL is '0', the data should be treated as stale.

Table 5-14 : Channel [x] Ring Buffer Control Register

5.3.2.11 Channel [x] Ring Buffer Status Register

Table 5-15 : Channel [x] Ring Buffer Status Register

5.3.2.12 Channel [x] Ring Buffer Data Register

The Ring Buffer contains the angle or stroke value, the velocity and the status bits that, when set, would invalidate the angle/stoke/velocity data. This is equivalent to the "Channel [x] Data Register with Velocity".

Table 5-16 : Channel [x] Ring Buffer Data Register

5.3.2.13 Global Registers

5.3.2.13.1 Global Control Register

The channel mode is not only the selection of the sensor type.

"RDC" and "Synchro" work basically the same, except for how the low frequency mode works. When the input excitation frequency is lower than 4 kHz, the TPMC151 enters a low frequency mode. This is indicated by the "LOF" status bit.

The low frequency mode adapts internal filter times to the lower excitation frequency. In consequence, the reaction to angle and stroke changes is slower, and settling out step changes takes more time. In the "Synchro" mode, this time is increased to allow the use of excitation frequencies down to 400 Hz.

All modes behave the same for input excitation frequencies above 4 kHz. Only the "Synchro" shows the increased internal filter times in the low frequency mode.

Table 5-17 : Global Control Register

5.3.2.13.2 Status Register

This register provides a summary of the status bits in "Channel [x] Data Register with Status" from all four channels. It also latches the volatile status bits, allowing to catch intermediate error states. Latched bits are marked with a "R/C" access and must be reset by writing a '1' to the bit. The latched status bits in this register are used for interrupt generation. Latching is only done when the channel's INIT DONE bit is set, so that error states during the initialization are inhibited, with the AMP OT bits as exception: An interrupt will be generated when the EXC ENA bit is reset due to an overtemperature condition signaled by the excitation amplifier.

Status bits that are set back to '1' immediately after a clear, indicate persisting status conditions.

Static status bits are marked with a "R" access and do not need to be reset.

Table 5-18 : Status Register

5.3.2.13.3 Interrupt Enable Register

For pending interrupts and interrupt acknowledge see the Interrupt Status Register.

Table 5-19 : Interrupt Enable Register

5.3.2.13.4 Interrupt Status Register

As above, just as status and with R/C access.

5.3.2.13.5 Interval Timer Control Register

Table 5-20 : Interval Timer Control Register

5.3.2.13.6 Interval Timer Preload Register

Table 5-21 : Interval Timer Preload Register

5.3.2.13.7 Interval Timer Data Register

Table 5-22 : Interval Timer Data Register

5.3.2.13.8 Board Health Register

Table 5-23 : Board Health Register

5.3.2.13.9 Scratchpad Register

Table 5-24 : Scratchpad Register

5.3.2.13.10 Firmware Identification Register

Table 5-25 : Firmware Identification Register

6 Functional Description

6.1 Resolver

6.1.1 Resolver Wiring Modes

Wiring a resolver is straightforward. Choose your excitation source, and wire it according to the following diagrams:

Figure 6-1 : Resolver Wiring with External and Internal Excitation

6.1.2 Design Procedure for Resolver

The key parameters for a resolver are the input voltage (or excitation voltage), the frequency of that voltage, and the transformation ratio, which determines the output voltage of the resolver.

Example resolver:

Table 6-1 : Example Resolver Design Parameters

When using the internal excitation source the resolver input current must be smaller than the maximum current the TPMC151 can drive. In case the resolver input current exceeds 100 mA, an external excitation source must be used.

With the above resolver, using the nominal values, the TPMC151 would be set up as follows:

 Setup the excitation frequency & setup the excitation voltage: Set the "Channel [x] Excitation Register" to 0x2710_8C_01 to set the excitation frequency to 10 kHz, the excitation voltage to 7 V_{RMS} and to enable the excitation output.

Set the input range. With the resolver's transformation ratio, the maximum input voltage would be 3.5 V_{RMS} , which is very close to the upper limit of the 3.54 VRMS range. Hence, we set the input range to the 7.07 VRMS range by writing "1001 for both the channel's SIN and COS into the "Input Range Register". Alternatively, the excitation voltage can be lowered a bit, to allow a bit more headroom for the input voltage, so the 3.54 VRMS input range can be selected.

Table 6-2 : Available Input Ranges

Observe the voltage and current limits of your Resolver, to avoid overloading the sensor, and potentially damaging it!

6.2 LVDT

6.2.1 LVDT Wiring Modes

The TPMC151 supports a differential and a ratiometric conversion for LVDTs. Both modes differ in wiring and in their basic conversion principle.

6.2.1.1 Differential Wiring

This wiring mode is often known as "4-wire LVDT". It connects the LVDT's secondary windings in series and measures the output over both secondaries. The other input of the converter is the excitation.

Differential Transfer Function:
$$
Stroke = \frac{V_{A-B}}{V_{EXC}}
$$

Figure 6-2 : LVDT Differential Wiring with External and Internal Excitation

6.2.1.2 Ratiometric Wiring

This wiring mode is often known as "6-wire LVDT", or "5-wire LVDT", the latter when the center tap is connected with only a single wire. In this wiring mode the secondary windings are measured separately.

Rationetric Transfer Function:
$$
Stroke = \frac{V_A - V_B}{V_A + V_B}
$$

Figure 6-3 : LVDT 5-wire and 6-wire Ratiometric Wiring Examples

6.2.2 Design Procedure for LVDT

For the best possible performance of the TPMC151 in LVDT mode, it is important that the input voltage setting is carefully chosen together with the excitation voltage.

The key parameter for a LVDT is the sensitivity, which describes the output voltage depending on input voltage and stroke, and the stroke range. Another important parameter is the actually used stroke range.

If these parameters are unknown, then the setup can be done empirically. Set EXC voltage to the sensor's nominal value, connect the LVDT to the excitation and measure the La and Lb voltages at the maximum strokes. Then set an appropriate input range, or tweak the excitation voltage, so that the voltage at the maximum strokes fits nicely into the desired input range. Observe the sensor's voltage & current limits.

Otherwise calculate the full scale output for your sensor, using the desired excitation voltage (in V_{RMS}), the sensors sensitivity for the selected excitation frequency, and the full scale stroke:

VFSO = VEXC x Sensitivity x Stroke

Using the ubiquitous E 100 as example, we get

 V_{FSO} = 3 V_{RMS} x 94.5 mV/V/mm x 2.54 mm = 0.72 V_{RMS}

For a E 2000 we would get

 V_{FSO} = 3 V_{RMS} x 18.1 mV/V/mm x 50.8 mm = 2.76 V_{RMS}

Now select a input range. Since the Input Ranges in the following table are "up to" voltages, the calculated V_{FSO} must be smaller than the selected Input Range:

We would select the 3.54 VRMS Input Range for both example sensors.

Observe the voltage and current limits of your LVDT, to avoid overloading the sensor, and potentially damaging it!

For best performance the Input Range should be utilized as much as possible. To give an example on how to archive this, we use an example LVDT with the following parameters:

Table 6-4 : Example LVDT Design Parameters

Using the nominal parameters we get

 $V_{FSO} = 5 V_{RMS} x 80 mV/V/mm x 10 mm = 4 V_{RMS}$

Which would fit in the 7.07 V_{RMS} Input Range. To utilize this range a bit more, we could rise the excitation to 6 VRMS:

 $V_{FSO} = 6 V_{RMS} \times 80$ mV/V/mm x 10 mm = 4.8 V_{RMS}

Or we could lower the excitation to 4 VRMS:

 $V_{FSO} = 4 V_{RMS} x 80 mV/V/mm x 10 mm = 3.2 V_{RMS}$

and use the 3.54 VRMS Input Range instead.

When we don't want to use the full nominal sensor stroke, i.e. to stay in the region with the best linearity, we can alter our calculation. Let's assume we want to use only 75% of the nominal stroke. Then we get:

 V_{FSO} = 5 V_{RMS} x 80 mV/V/mm x 10 mm x 0.75 = 3 V_{RMS}

which would again fit nicely in the 3.54 VRMS Input Range.

Synchro

Only for channel 3 & 4 of the TPMC151-20R.

6.3.1 Synchro Wiring Modes

Wiring a synchro is straightforward. Since the TPMC151 internal excitation cannot provide the usual synchro excitation voltage, only external excitation is possible. Wire it according to the following diagram:

Observe the Maximum Voltage Ratings. Contact factory for a high voltage input option.

6.3.2 Design Procedure for Synchro

Due to the voltage ratings of the typical cables and connectors, and limitations due to PCB layout, synchro voltages are limited to 30 VRMS. For higher voltages a special variant that replaces the front I/O connector with a high-voltage adapter is necessary.

Synchros use special input range settings. Since the Input Ranges in the following table are "up to" voltages, the synchro voltage must be smaller than the selected Input Range:

Table 6-5 : TPMC151-20R Synchro Input Ranges

Interval Timer

The interval timer is a 32-bit preloadable counter with a programmable clock rate. On activation the counter loads from the "Interval Timer Preload Register" und starts counting down. When the counter reaches zero, it generates an interrupt (if enabled), is automatically preloaded again and continues counting. The ITSET setting in the "Interval Timer Control Register" determines if the Interval Timer uses a prescaled clock or a time base.

Calculate the interval times using the prescaled clock with the following formula:

Interval Time = Value of "Interval Timer Preload Register" * Clock Period

Calculate the interval times using the time base with the following formula:

Interval Time = Value of "Interval Timer Preload Register" * Time Base

| ITDIV | Time Base | | |
|--------------|------------------|--|--|
| 00 | 100 ns | | |
| 01 | 1 μ s | | |
| 10 | 1 ms | | |
| 11 | 1 _s | | |

Table 6-7 : Interval Timer Time Bases

The interval timer can be used as a reference timer in closed loop applications.

6.5 Ring Buffer

To support the measurement of singular events, the TPMC151 provides a triggerable "Ring Buffer" for each channel. When enabled, crossing a programmable trigger value starts the recording of data values, including a programmable number of pretrigger values. After finishing the recording, the Ring Buffer can be read out. The Ring Buffer length is 4096 data samples, so read the "Channel [x] Ring Buffer Data Register" 4096 times, or as long as BUF AVAIL status bit is set.

A new sample is available every 4.88 µs (or every 19.53 µs when in low frequency mode). To increase the record length to a certain amount, a Data Divider is provided.

To reset the Ring Buffer, disable the Ring Buffer in the "Channel [x] Ring Buffer Control Register".

The data stored in the Ring Buffer is equivalent to the "Channel [x] Data Register with Velocity".

7 Pin Assignment – I/O Connector

Maximum Voltage Ratings

| Pin Group | Example Signal | Maximum GND- related peak voltage per pin | Maximum Differential Voltage | |
|---------------------------------|-----------------------|--|---|--|
| Resolver & LVDT Input | 1_SIN+, 1_LA+ | ±20V | 14 V _{RMS} | |
| Excitation Input | 1_EXC_IN+ | ±20V | 14 V _{RMS} | |
| Excitation Output | 1_EXC_OUT+ | $+22V$ | 15 V _{RMS} | |
| Synchro Input | 3 S1 | $+42V$ | 30 V _{RMS} | |
| Synchro Excitation Input | 3 SYN EXC+ | $+42V$ | 30 V _{RMS} | |

Table 7-1 : Maximum Voltage Ratings

The EXC OUT signals are not floating, but positive signals relative to ground, with a 11 V DC voltage when the Excitation Voltage is set to 0 V, and sinusoidal voltages between ground and 24 V when set to other voltages. The Excitation Voltage is the differential voltage between the EXC_OUT+ and EXC_OUT- pins.

Front Panel I/O Connector

Figure 7-1 : Front Panel I/O Connector Pin Numbering

7.3 TPMC151-10R Front Panel I/O Pinout

| Pin | Resolver | LVDT | Pin | Resolver | LVDT | |
|----------------|----------------------|--------------------|------------|-----------------------|-------------|--|
| $\mathbf{1}$ | 1 _{_SIN+} | 1_LAA+ | 26 | 1 __ SIN- | 1_LA - | |
| $\overline{2}$ | 1 COS+ | 1 LB+ | 27 | 1 COS- | 1 LB- | |
| 3 | 2 SIN+ | 2 _LA+ | 28 | 2_SIN- | 2 LA- | |
| 4 | 2 COS+ | 2 LB+ | 29 | 2 COS- | 2 LB- | |
| 5 | 3 SIN+ | 3_LAA+ | 30 | 3 SIN- | 3 LA- | |
| 6 | 3 COS+ | 3 _{LB+} | 31 | 3 COS- | 3 _LB- | |
| $\overline{7}$ | 4 SIN+ | $4 LA+$ | 32 | 4 SIN- | 4 LA- | |
| 8 | 4 COS+ | 4 LB+ | 33 | 4 COS- | 4 LB- | |
| 9 | 1_EXC_IN+ | 34 | 1_EXC_IN- | | | |
| 10 | 2 EXC IN+ | 35 | 2 EXC IN- | | | |
| 11 | 3_EXC_IN+ | 36 | 3 EXC IN- | | | |
| 12 | 4 EXC IN+ | 37 | 4 EXC IN- | | | |
| 13 | AGND | AGND | 38 | AGND | AGND | |
| 14 | 1 EXC OUT+ | 39 | 1_EXC_OUT- | | | |
| 15 | 2 EXC OUT+ | 40 | 2 EXC OUT- | | | |
| 16 | 3 EXC OUT+ | 41 | 3 EXC OUT- | | | |
| 17 | 4 EXC OUT+ | | 42 | 4_EXC_OUT- | | |
| 18 | | | 43 | | | |
| 19 | | | 44 | | | |
| 20 | | | 45 | | | |
| 21 | | | 46 | | | |
| 22 | | | 47 | | | |
| 23 | | | 48 | | | |
| 24 | | - | 49 | | | |
| 25 | | | 50 | | | |

Table 7-2 : TPMC151-10R Pin Assignment Front Panel I/O Connector

Since resolver and LVDTs are floating devices, the shown GND pins are not strictly necessary, but could be of use when the module is used with non-floating sensors or ground referenced equipment. Unused inputs can be left open.

Applications that use the excitation outputs must connect these externally to the excitation inputs.

The excitation outputs do not float, but are ground referenced. The EXC_OUT+/- signals are each positive voltages in reference to ground.

7.4 TPMC151-20R Front Panel I/O Pinout

With the synchro option the pins of the last two channels are not used, because these channels are occupied with the synchro conversion.

Table 7-3 : TPMC151-20R Pin Assignment Front Panel I/O Connector

Observe the Maximum Voltage Ratings for Synchros. Contact factory for a high voltage input option.

Since resolver, synchros and LVDTs are floating devices, the shown GND pins are not strictly necessary, but could be of use when the module is used with non-floating sensors or ground referenced equipment. Unused inputs can be left open.

Applications that use the excitation outputs must connect these externally to the excitation inputs.

The excitation outputs do not float, but are ground referenced. The EXC_OUT+/- signals are each positive voltages in reference to ground.